


Inventor: DORNAN, C. et al. SN unknown/Sheet 1 of 21 Atty. Dkt.: 550-316









do_iadd

- Load next Java bytecode and update bytecode pointer R4, [R14, #1]! -LDRB

LDR R1, [Rstack, #-4]! ------ POP first operand from stack


LDR R0, [Rstack, #-4]! ------ POP second operand from stack

Get address of code fragment for next bytecode R12, [Rexc, R4, LSL #2] --LDR

STR R0, [Rstack], #4 ------ PUSH result to stack


Do next bytecode in hardware/software R12 -BXJ

FIG. 4



A THE WAY HOLD IN THE THE WAY HE WAY







	Bytecode	Operation						
([0	Fixed 0						
	1	Fixed 1						
	•	•						
	•	•						
	-							
Fixed								
bindings								
	_							
	•							
	201	Fixed 201						
	202	Fixed 202						
	777777	77777						
		<i>Y////</i>						
		<i>{/////</i>						
Programable								
bindings								
		<i>Y////</i> ////						
	V/////	<i>X////</i> /						
	Y/////	<i>X/////</i>						
Fixed S	254	Fixed 254						
bindings	255	Fixed 255						
F10 7								


FIG. 7

6/21







7/21












(((Number of operands = 1) AND (bcadd [1:0] = 11)) OR ((Number of operands = 2) AND (bcadd [1] = 1)))

FIG. 14






and had mad good soon book had "mad be good by the little but



13/21









FIG. 18






The last test that the test that I see that

16 / 21





+ Single precision	Double precision
fadd FADDS Sd, Sn, Sm fsub FSUBS Sd, Sn, Sm fmul FMULS Sd, Sn, Sm fdiv FDIVS Sd, Sn, Sm frem Not implemented in HW fneg FNEGS Sd, Sm f2d FCVTDS Dd, Sm f2i FTOSIZS Sd, Sm f2l Not implemented in HW i2f FSITOS Sd, Sm 12f Not implemented in HW fcmpl FCMPS/FMSTAT fcmpg FCMPS/FMSTAT	dadd FADDD Dd, Dn, Dm dsub FSUBD Dd, Dn, Dm dmul FMULD Dd, Dn, Dm ddiv FDIVD Dd, Dn, Dm drem Not implemented in HW dneg FNEGD Dd, Dm d2f FCVTSD Sd, Dm d2i FTOSIZD Sd, Dm d2l Not implemented in HW i2d FSITOD Dd, Sm l2d Not implemented in HW dcmpl FCMPD/FMSTAT dcmpg FCMPD/FMSTAT

FIG. 23

dmul	FMULD	D1,	D2,	D1			
dcmpq		•	·				
	FCMPD	DO,	D1				
	FMSTAT						
	MVNMI	RO,	#0				
	MOVEQ	RO,	#0				_
	MOVGT	RO,	#1		FI(<u> </u>	2
<pre><pre>next Java bytecode></pre></pre>						— .	_

Inventor: DORNAN, C. et al. SN unknown/Sheet 17 of 21

```
D1, D2, D1
                              ; Causes unhandled operation
FMULD
                                ; Unhandled operation signalled here
FCMPD
       D0, D1
         To ARM state to
                                       ; unhandled operation handler executes
         emulate byte code
                             -
                                        ; VFP read status instruction to
                        FMRX Rd, FPSCR ; trigger VFP exception handling
                                        ; if unhandled operation state flag
                                        ; is set
                 Unhandled operation state flag is
                 set so perform VFP exception handling |
                                     <Read Floating Point Operation Register>
                                     <Emulate FMULD tos-1, tos, tos-1 in SW>
                                     <Clear Unhandled Operation State Flag>
                              +-----+
                              | Return to unhandled operation handler
                Re-attempt execution of FMRX Rd, FPSCR instruction,
                without triggering VFP exception handling this time>
                <Flush Java stack to memory>
                                                ; Load bytecode which triggered
                LDRB
                        R4, [R14]
                                                ; unhandled operation
                LDR
                        R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                                                ; to emulate 'dcmpg' instruction
                        R12
                BX
                                                ; Branch to code fragment.
                                                ; Note use of BX rather than
                                                ; BXJ because we do not want
                                                ; this to be executed in HW
                Branch to dcmpg emulation code
                              V
                LDRB
                        R4, [R14, #1]!
                                                ; Load next Java bytecode
                                                ; and update bytecode pointer
                FLDD
                        D1, [Rstack, #-8]!
                                               ; Pop first operand from stack
                                                ; 1 Double = 2 stack words
                FLDD
                        D0, [Rstack, #-8]!
                                                ; Pop second operand from stack
                                                ; 1 Double = 2 stack words
                LDR
                        R12, [Rexc, R4, LSL #2]; Get address of code fragment
                                                ; for next bytecode
                FCMPD
                        D0, D1
                                                ; Compare the 2 doubles
                FMSTAT
                                                ; Read result of compare
                        R0, #0
               MVNMI
                                                ; Result = -1 if <
                        R0, #0
               MOVEQ
                                                ; Result = 0 if =
               MOVGT
                        RO, #1
                                                ; Result = 1 if >
                STR
                        R0, [Rstack], #4
                                                ; Push result to stack
                BXJ
                        R12
                                                ; Do next bytecode in
```

FIG. 25

; hardware/software

FIG. 26




FIG. 28

Inventor: DORNAN, C. et al. SN unknown/Sheet 19 of 21 Atty. Dkt.: 550-316

```
FMULD
       D1, D2, D1
                                ; Executes as normal
                                ; Causes unhandled operation
FCMPD
       D0, D1
                                ; Unhandled operation signalled here
FMSTAT
                                        ; unhandled operation handler executes
         To ARM state to
                                        ; VFP read status instruction to
         emulate byte code
                              1
                        FMRX Rd, FPSCR ; trigger VFP exception handling
                                       ; if unhandled operation state flag
                                        ; is set
                 Unhandled operation state flag is
                 set so perform VFP exception handling |
                                     <Read Floating Point Operation Register>
                                     <Emulate FCMPD tos-1, tos>
                                     <Clear Unhandled Operation State Flag>
                              +----+
                              | Return to unhandled operation handler
                <Re-attempt execution of FMRX Rd, FPSCR instruction,</pre>
                without triggering VFP exception this time>
                <Flush Java stack to memory>
                                                ; Load bytecode which triggered
                LDRB
                        R4, [R14]
                                                ; unhandled operation
                        R12, [Rexc, R4, LSL #2]; Get address of code fragment
                LDR
                                                ; to emulate 'dcmpg' instruction
                        R12
                                                ; Branch to code fragment.
                BX
                                                ; Note use of BX rather than
                                                ; BXJ because we do not want
                                                ; this to be executed in HW
                Branch to dcmpg emulation code
                              v
                LDRB
                        R4, [R14, #1]!
                                                ; Load next Java bytecode
                                                ; and update bytecode pointer
                        D1, [Rstack, #-8]!
                FLDD
                                                ; Pop first operand from stack
                                                ; 1 Double = 2 stack words
                       D0, [Rstack, #-8]!
                FLDD
                                                ; Pop second operand from stack
                                                ; 1 Double = 2 stack words
                       R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                LDR
                                                ; for next bytecode
                                                ; Retry the multiply, This will
                FMULD
                       DO, DO, D1
                                                ; encounter the same problem as
                                                ; before, detected precisely,
                                                ; but executing ARM instructions
                                                ; rather than bytecodes. The VFP
                                                ; exception handler can handle
                                                ; this without problems
                       D0, [Rstack], #8
                FSTD
                                                ; Push result, 2 words
                BXJ
                       R12
                                                ; Do next bytecode (dcmpg) in
                                                ; hardware/software
```

FIG. 27




FIG. 29




FIG. 30